

These schematics are provided for reference only. For any designs based on these schematics always contact National Semiconductor Corporation BEFORE initiating PCB manufacturing and ask for your design to be reviewed. Copyright (c) 2004 National Semiconductor Corporation. All Rights Reserved. Unpublished rights reserved under the copyright laws of the United States of America, other countries and international treaties. These schematics are provided without fee. Permission to use, copy, store, modify, disclose, transmit or distribute the schematics is granted, provided that this copyright notice must appear in any copy, modification, disclosure, transmission or distribution of the schematics. National Semiconductor Corporation retains all ownership, copyright, trade secret and proprietary rights in the schematics. THESE SCHEMATICS HAVE BEEN PROVIDED "AS IS", WITHOUT EXPRESS OR IMPLIED WARRANTY INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND NON-INFRINGEMENT.

RENESAS


SH7710 RISC Microprocessor

NOTE: For dual MII devices.

Note: For Reference Only

Revision Updated:

- Rev A - Initial draft.
- Rev B - Change DP83848 pinouts to reflect July 04 datasheet.
- Rev C
 - Default is MII mode
 - Use Pulse H1102 as reference magnetic
 - Default is PHYAD = 1
 - AN_EN, AN0, AN1 have internal pull-ups
 - Default is Auto-MDIX enable
- Rev D
 - Made RESET_N as an option
 - Changed RBIAS resistor to 4.87K (1%)
 - Added 2.2K pull-ups to reserved pins (20, 21)
 - Changed resistor value for pull-ups/pull-downs to 2.2K
 - Added 33 ohm in series with MII signal lines
 - Updated pinouts to reflect March 05 datasheet



MII Connections

Title			
RENESAS SH7710/NSC DP83848 App. Note			
Size	Document Number		Rev
C	CID Working Draft: CPU MII Connections		
Date:	Tuesday, March 29, 2005	Sheet	1 of 3
			D

Note: For Reference Only

MII ETHERNET PHY 0

